AbstractÐIn this paper, we analyze ways of realizing permutations in a class of Plog P x-or (Plog P x À I)-stage rearrangeable networks. The analysis is based on the newly developed inside-out routing algorithm [1] and we derive the upper and lower bounds on the number of possible realizations of a permutation. It is shown that the algorithm can provide us with comparable degrees of freedom in realizing a given permutation as the well-known looping algorithm, while it can be more generally applied to a class of Plog P x-or (Plog P x À I)-stage rearrangeable networks. In finding a set of complete assignments for the center-stage cycles, alternate realizations of a permutation can be obtained by changing the initial position, changing the assigning direction, or even interchanging the first-level decompositions of the permutation. We also show that these numerable alternate realizations can be utilized to make the networks tolerate some sets of faults, i.e., control faults of SEs including stuck-at-straight and stuck-at-cross. Various cases of single control faults at the center stages and other stages are examined through examples. These new approaches originate from routing outward from center stages to outer stages; therefore, the center stages and two half networks may be treated separately.
INTRODUCTION
M ULTISTAGE interconnection networks (MINs) provide high bandwidth and cost-effective communication between processors and memory modules or among processors in multiple computer systems. Most researchers have focused on log P x-stage blocking networks such as baseline, omega, banyan, flip [2] , [3] . These networks are faster than buses and cheaper than crossbar switches. However, they have two drawbacks. First, the path between any input port and any output port is unique, a property that frequently prevents simultaneous communication for certain input-to-output connections. Second, due to this unique path property, path blockage may be encountered in the presence of a switching element (SE) or a link fault. To overcome the first drawback, some schemes, such as multipassing by feedback or confining the network to frequently used permutations, have been studied [4] . For the second problem, many types of schemes have been proposed which provide redundant paths by adding extra hardware, such as extra stage [5] or extra link [6] , or by using larger size SEs such as Q Â Q or R Â R [7] .
On the other hand, Plog P x-or (Plog P x À I)-stage MINs are known to have a full input/output connection (or permutation) capability, with which all input/output pairs can be connected simultaneously. However, only a few such networks have been proven theoretically to have these features. These networks are called rearrangeable networks. The Benes network [8] , Joel network [9] , and Waksman network [10] belong to this category. Among these, the Benes rearrangeable network has been the most widely studied. It has a well-defined recursive structure; an x Â x Benes network fx can be decomposed at the first nesting level into two x P Â x P subnetworks, f H x P and f I x P , and so on. The routing algorithm, known as the looping algorithm [11] , [12] , also has a recursive structure to match the Benes network.
Recently, we proposed a new routing algorithm [1] for a class of Plog P x-or (Plog P x À I)-stage rearrangeable networks that can be obtained by concatenating two uniquepath networks such as baseline, omega, data manipulator, flip, and regular SW-banyan ( p P) [2] . This algorithm is called the inside-out algorithm and is more general than the looping algorithm. It covers a large class of symmetric rearrangeable networks regardless of the connection patterns between the two center stages, which can be straight, butterfly, skewed straight, skewed butterfly, or a combination of these. The looping algorithm, meanwhile, is only applicable to the Benes equivalent networks [13] .
In this paper, we analyze the capability of permutation realization of the inside-out routing algorithm. The permutation realizability of the Benes and its equivalent networks has been studied based on the looping algorithm and can easily be understood. Pradhan [15] also provides some results on the number of realizable permutations under faults in unique-path networks. However, the permutation realizability in an arbitrary Plog P x-or (Plog P x À I)-stage rearrangeable network, by using the inside-out algorithm, has yet to be determined. In rearrangeable networks, identifying the redundant realizations of a given permutation may be helpful in examining the fault tolerance property of a network. While there are many types of faults in MINs [16] , we limit our focus to the control faults which correspond to SEs stuck at either straight (zero) or cross (one). This is because the main theme of this paper is to identify the permutation realizability of the inside-out algorithm and consider the fault tolerance of the network as an application. It is noted that there are many research results on the fault tolerance of the Benes network relying on the looping algorithm (for example, see [17] ). As will be shown later, the inside-out algorithm can provide comparable degrees of freedom to the looping algorithm in realizing a given permutation, while it is more generally applicable to non-Benes class networks. This generality is due to the fact that by following some specified rules, the inside-out algorithm finds a set of terminal numbers based on the search among possible candidates in a comprehensive manner so that they can be assigned to the center stages without conflicts (i.e., the precoordination among terminal numbers is performed before the pure assigning procedure).
The remainder of this paper is organized as follows: In Section 2, we introduce some notations used throughout the paper, followed by a discussion of cycles and loops in the inside-out routing algorithm. We enumerate the possible ways of realizing a given permutation in comparison with the looping algorithm in Section 3. The detailed faulttolerant properties (single control-fault cases) are discussed in Sections 4 and 5 with some examples. The results of the paper are summarized and some concluding remarks are provided in Section 6.
CYCLES AND LOOPS IN INSIDE-OUT ROUTING ALGORITHM
In the subsequent discussion, we use the same terminology as defined in [1] for the continuity of discussion (for the details, see [1] ). The concatenation of two omega networks, denoted as omega omega with Plog P x stages for x P n , can be converted into a symmetric network with centerstage connections in butterfly patterns, which is denoted as omeg ÀI Â omeg, where omeg ÀI means reverse omega.
Definition 2.1. The center stages of a Plog P x-stage network are, from left to right, the log P xth and (log P x I)th SE columns (left-and right-center stages, respectively), each of which is composed of x P SEs. In a (Plog P x À I)-stage network, the center stage is the log P xth SE column. The x links departing outward from the left-center stage and the right-center stage are denoted as v l and v r , respectively. x distinct location addresses (or simply addresses) are assigned such that from top to bottom, each link has an n-bit binary address. (See Fig. 1 as an example.)
There are x addresses at each input and output side of the center stages. These addresses can have the corresponding numbers called values that are either input or output port terminal numbers (i.e., values are assigned to addresses). Let denote an address and v denote the value assigned to that address. Then, each of x addresses at either v l or v r will have a distinct value v where H v x À I. The relation between an address and its value can be denoted by ' s v, where s P fv l Y v r g and the function ' gives an actual value of the address.
Unlike other algorithms [4] , [10] , [11] , [12] , [13] , the insideout algorithm is a select-and-assign algorithm and proceeds outward from center stages to outer stages. This means that, to Px addresses at both the input and the output sides of the center stages, proper values should be assigned first through precoordination (backtracking is often necessary during the search) so that the center stages and remaining two half networks are routed without conflicts. While this step requires centralized control, setting of SEs after the assignments can be done in a distributed manner using the binary values of the assigned numbers.
Given a permutation , we first decompose it into two subpermutations H and I using the decomposition technique as in the looping algorithm (called two-way decomposition), i.e.,
The assignment procedure is basically composed of two phases called generation and propagation of assignments and is performed in each of the subpermutations separately. To assign the values to the addresses effectively, a decision chart, as shown in Chart 2, in [1] is used. This chart reflects the connectivity properties between terminal ports and center-stage SEs. In the decision chart, the generation phase corresponds to picking up a terminal number from an adjacent block. These two phases are applied to both the input and output sides and the repetitive alternation of the two phases results in complete loops in the decision chart that correspond to the center-stage cycles. A cycle and a loop are formally defined as follows: Definition 2.2. A cycle is defined as a sequence of addresses traversing the left and the right SE columns and a -element cycle is a cycle in which the number of addresses covered is . Any 8-element cycle that is a sequence of eight addresses at the center stages can be denoted as follows, when the starting address at the input side is H :
Here, sXqX and yXqX indicate the input and output generations, respectively, and the arrows without characters refer to the propagation phases. Analogously, a 16-element cycle can also be defined. It is noted that in the above sequence, the input and output terminal numbers of the same pair should be assigned to H and U , respectively, so that they can be connected through the center stage (the same is also true for the other addresses, i.e., I and P , Q and R , S and T .). As an example, in Fig. 1 results in an 8-element cycle with the corresponding label sXqXs and yXqXs as the above notation, where the subscripts sx and y mean that the addresses are in input and output sides, respectively. In this example, a cycle whose length is 16 may be made in a similar fashion. As x becomes larger, more than one complete cycle exist at the center stages. For example, in the IT Â IT omeg ÀI Â omeg network, there are a maximum of two 16-element cycles at the center stages; in the case of QP Â QP, a maximum of four 16-element cycles exist. However, it must be noted that a -element cycle may be divided into smaller H -element cycles, depending on the characteristics of a given permutation. For instance, it may be possible in the IT Â IT omeg ÀI Â omeg network for a 16-element cycle to be divided into two 8-element cycles. This property is closely related to the concept of a loop in the decision chart which matches the cycle at the center stages. A 4-I/O pair loop v R in the decision chart that matches an 8-element cycle in Definition 2.2 is denoted as
A loop is made so that it can match a center-stage cycle. Depending on the center-stage connection pattern, 2-or 4-or 8-I/O pair loops may exist in the decision chart since the maximum number of addresses that can be traversed in a cycle in any network is assumed not to exceed 16. For example, in the x Â x omeg ÀI Â omeg network, the basic structures at the center stages are 8-or 16-element cycles, matching 4-or 8-I/O pair loops, respectively, when x ! IT. In the Benes network, however, only 4-or 8-element cycles exist, matching 2-or 4-I/O pair loops, respectively, when x ! R. As a summary, the combination of I/O-pair loops is formally described as follows:
Definition 2.4. The number of I/O pairs in t-I/O pair loops in the decision chart is denoted as jv t j, where t P fPY RY Vg, depending on the network topology.
Lemma 2.1. In the Benes network for x ! R, m I jv P j m P jv R j x P for a subpermutation either H or I , where m I and m P are the numbers of v P and v R , respectively.
Proof. In the Benes network, the minimum number of elements in a center-stage cycle is four and the maximum number is eight. This implies that the corresponding number of I/O pairs in a loop for the cycle is a minimum of two and a maximum of four. These lead to the above equation
where m Q and m R are the numbers of v R and v V , respectively. Moreover, if x V, the combined number of jv P j and jv R j is four for a subpermutation.
Proof. Based on the fact that the basic structure of the center stages in the omeg ÀI Â omeg network is composed of 8-element and 16-element cycles, when x ! IT, the corresponding number of I/O pairs in a loop for a cycle is a minimum of four and a maximum of eight. When x V, there are only two simple butterflies at the center stages.
t u
ENUMERATION OF MULTIPLE REALIZATIONS
In this section, we examine the multiple realizations of a given permutation in (Plog P x À I)-and Plog P x-stage networks. The looping algorithm for the Benes network decomposes a permutation into two subpermutations at each decomposition level for each subnetwork. The looping algorithm is known so far to be the most ideal in enumerating possible realizations of a permutation in the Benes newtork. We will show that comparable degrees of freedom may be obtained in the inside-out routing algorithm as in the looping algorithm. According to the concepts of a cycle and a corresponding loop in the decision chart, we assume that at least one set of complete assignments may be found for each permutation. The fact that we obtained a set of complete assignments means that the terminal numbers can be assigned properly at the center stages and the whole network can be routed without any conflict. We investigate alternate methods of assignment in the Benes network and the x Â x omeg ÀI Â omeg network for a given set of assignments. However, our enumeration scheme can also be applied to other Plog P x-stage networks in the class.
Once a set of perfectly matched terminal number assignments between center-stage cycles and loops in the decision chart has been obtained, the set can also be matched to the center stages in many different ways by changing their assignments. The process of locating other complete assignments in the center-stage cycles with a given matched set is well illustrated by the matching circles. The outer circle is the center-stage cycle and is fixed. Hence, the inner circle stops when it finds a perfect match between them. According to the rule, the inner circle can only stop when both the input terminal numbers x i s match the inputside addresses in the outer circle and the output terminal numbers y i s match the output-side addresses in the outer circle at the same time.
As shown in Fig. 2 , a 4-I/O pair loop and an 8-element cycle in the omeg ÀI Â omeg network can be matched as follows: A 4-I/O pair loop can be made within a quadrant or within two adjacent quadrants or using all four quadrants in the decision chart (note that quadrants are separated by the double lines). In this case, if we pick x I Y y I as the initial pair to start with, then x I can be assigned to either H or R . Moreover, we can also go over in the reverse direction with the initial position at either I or S . As a result, in the maximum case, every 8-element cycle and its corresponding 4-I/O pair loop may be matched in P P different ways. Similarly, every 16-element cycle and its corresponding 8-I/O pair loop may be matched maximally in P P different ways. However, in the Benes network, a 4-I/O pair loop can be made only by using all four quadrants in the decision chart to match an 8-element cycle because only simple butterflies exist at both sides of the center stage. This is due to the splitting property of upper and lower positions in an SE [1] . Thus, in this case, a 4-I/O pair loop can be matched to an 8-element cycle in only two possible ways (i.e., Figs. 2a and 2b) . With these concepts, we now enumerate alternate assignments in the networks.
Benes Network
The maximum case in the Benes network occurs when all of the loops are 2-I/O pair loops and each of the loops matches each of the cycles in two different ways. Hence, the overall number of possible assignments, when a matched set is provided, is given in the following theorems. Since the cases of x R are trivial, only the cases of x ! V are considered.
Theorem 3.1. The upper bound on the number of possible realizations of a permutation in the Benes network for x ! V is given by
Proof. There are four factors in the equation; each factor is shown one at a time. a) Factor (1): The ªUº and ªLº assignments (twoway decomposition) may be made in a maximum of P x P possible ways in the decision chart (e.g., with the identity permutation, we can have x P distinct circles in assigning ªUº and ªL,º and each of the circles can be assigned in two possible ways). In other words, a given permutation can be decomposed into two subpermutations, I and P , maximally in P x P different ways. b) Factor (2): After the two-way decomposition, loops must be constructed in the decision chart using generation and propagation procedures. Since I and P can be treated independently, there is a maximum of The upper bound in the above theorem can be made tighter by considering an additional condition presented as the fourth rule in [14] for the algorithm. To satisfy the fourth rule, the cycles in the network must not be independently matched to the loops as in Theorem 3.1 but must be carefully selected to avoid conflicts. The fourth rule describes more general conditions for proper routing in the Benes network (also in the omeg ÀI Â omeg network), which are applicable when the network size is larger than 16. According to the conditions, the input/output number assignments to the SEs at center stages, which are connected to the same SEs at log P x i Ith and log P x À i À Ith stages for I i log P x À P, must be limited to a particular set of numbers to avoid conflicts at those stages. Therefore, to satisfy the conditions at all stages, the loops in the decision chart need to be decomposed (or grouped) stageby-stage to subgroups that do not create conflicts at each stage. 3. An h-outer group of cycles in the right-half network are defined as a group of cycles to which the same SE at the log P x h Ith stage is connected through the interconnection links between log P x Ith stage and log P x h Ith stage. The same can also be defined in the left-half network. As an example, we illustrate an I-outer group of cycles in the IT Â IT Benes network in Fig. 3 . In  Fig. 3 , the I-outer group of cycles, all of which are connected to the third SE at the sixth stage (shaded one), are represented by solid lines.
For proper routing without conflicts, two loops, which are r-adjacent with each other, must not be simultaneously matched to an r-outer group of cycles for I r log P x À P. As a result of the ªUº-ªLº decomposition procedure, the loops in the decision chart well satisfy the above condition for r log P x À P. According to the original rules of the inside-out routing algorithm, the I/O pairs in the decision chart are selected so as to also satisfy the condition for r I. Therefore, we should decompose xaV loops to subgroups so that the loops in a subgroup are not r-adjacent with one another for P r log P x À Q. (We call a subgroup of loops at the rth decomposition step the rth subgroup.) After these log P x À R times of loop decompositions as precoordination, we can match the loops to the cycles in the network without conflicts. For example, we illustrate the loop decomposition procedure of xaV loops in the QP Â QP Benes network in Fig. 4 . Although an identity permutation is assumed in this example, in a general case, the numbers should be either input or output terminal numbers. During this loop decomposition procedure, we have choices to decompose the subgroups in different ways, and the number of ways is different according to how the subgroups are composed as illustrated in Fig. 4 . Definition 3.4. In an rth decomposition step, if all loops of a subgroup are r-adjacent with more than one loop in the same subgroup and if the subgroup does not include any loops which are r-adjacent with the loops that belong to another subgroup, we call the subgroup an independent subgroup. Since all loops of an rth subgroup have at least one loop which is radjacent with itself, the number of loops composing an independent subgroup, called the size of an independent subgroup, is always even. In Fig. 4a , we show an independent subgroup which is composed of two loops represented by solid lines. 
where k i is the number of independent subgroups composed of Pi loops in the loop decomposition. Here, p P rÀI for P r log P x À Q, and I Á k I P Á k P Á Á Á p Á k p p. An instance is defined as a particular composition of loops which satisfies an r .
For example, Figs. 4a and 4b are particular instances of P PY H and P HY I, respectively. Note that r indicates how the independent subgroups are composed of the loops in the decision chart. The number of possible loop decompositions at each step is dependent on the number of independent subgroups of loops. It can also be seen that there exist two possible ways of assignment per independent subgroup, e.g., two decomposed subgroups in Fig. 4b can be assigned to an 1-outer group of cycles in Fig. 3 in two possible ways. Thus, when given an r , the total number of possible assignments between loops and cycles is given as P un in a subpermutation where u n n iI k i . Moreover, because the number of possible assignments is different depending on the composition of loops in the decision chart, we have to consider every possible instance of r to calculate the overall possible number of assignments. The number of instances of an r is calculated through two steps. In the first step, we select I/O-pairs in the decision chart for each independent subgroup. In the second step, we determine how to make an independent subgroup with In the second step, the number of possible ways to make an independent subgroup with the selected I/O-pairs from the first step, denoted by r , is as follows:
Therefore, the overall number of possible assignments at the rth step is given as:
where u p p iI k i and
which is the total number of loop decompositions at the rth step.
Theorem 3.2. The upper bound on the number of possible realizations of a permutation in the Benes network for x ! V when the fourth rule is considered is given as
Proof. Among the four factors in Theorem 3.1, factor (3) needs to be modified by considering the fourth rule of the inside-out routing algorithm. Since factor (3) can easily be proven using (4), duplicated proofs are omitted here. The factor P log P xÀQ indicates the number of alternate ways that the two loops of the last subgroup are assigned to an I-outer group of cycles. The other factors are the same as in Theorem 3.1.
t u Theorem 3.3. The lower bound on the number of possible realizations of a permutation in the Benes network for x ! V is given as
A minimal number of realizations can be obtained by considering only three factors (1), (3), and (4) in Theorem 3.1. In this case, selection of the elements to make loops in the decision chart may not be arbitrary, instead, loops are made by following a certain sequence of numbers without the freedom to match the cycles in the network.
a) Factor (1): The number 2 implies that ªUº-ªLº assignment in the decision chart can be made in only two possible ways making a single circle. b) Factor (2): The cycles in the network can be selected to match the loops in f x V 3g P different ways. c) Factor (3): Within each of the cycles, a loop can be assigned in two different ways, which leads to P x R possible assignments for
We compare the permutation realizability of the insideout algorithm with that of the well-known looping algorithm. In the looping algorithm, at each level of network decomposition, there are two choices in assigning the first input/output pair in a loopÐ namely, the looping algorithm has two degrees of freedom in a loop at each nesting level for a given permutation. Since the looping algorithm has to iterate log P x À I times in the Benes network, the minimal number of realizations of a permutation is given as P IPRÁÁÁxaR P x P ÀI , while the maximal number is P x P log P xÀI . The minimal number of permutation realization occurs when there are P iÀI distinct loops at each level i for I i log P x À I, while the maximal number occurs when there are x P loops at each level. This implies that some permutations can be realized in P x P ÀI different ways, and some other permutations in P x P logPxÀI ways. We compare Theorem 3.2 with the upper bound of the looping algorithm by calculating for some cases, i.e., x VY ITY QPY nd TR. As a result of the calculations, both of the algorithms show equal bounds on the realizability of a permutation. For the above cases, the calculated results are P V , P PR , P TR , and P ITH , respectively. Thus, the realizability of the inside-out routing algorithm is comparable to that of the looping algorithm for the above cases. For larger-size networks x ! IPV, however, the calculation of the equation in Theorem 3.2 is computationally intensive, so direct comparison is quite challenging.
ymeg ÀI Â ymeg Network
Now, we consider the realizability of the inside-out routing algorithm in the omeg ÀI Â omeg network. Considering that the center stages are composed of 8-and 16-element cycles in the omeg ÀI Â omeg network, we can obtain the bounds as follows:
Theorem 3.4. The upper bound on the number of possible realizations of a given permutation in the omeg ÀI Â omeg network for x ! IT is given as follows:
The ªUº and ªLº decomposition may be made in a maximum of P x P possible ways in the decision chart, which is the same as in the Benes network. b) Factor (2): In a maximal case, all of the loops are 4-I/O pair loops, for which each group of four pairs must be selected at one quadrant. The product term is similar to factorial. c) Factor (3): By considering that in the maximal case, a 16-element cycle can be split into two 8-element cycles, and the 8-element cycles can be arranged in x IT 3 different ways. d) Factor (4): Each loop can be matched to a cycle in P P different ways. t u
In a similar manner as in the Benes network, we can get a tighter bound on the possible realizations by considering the fourth rule of the inside-out routing algorithm.
Theorem 3.5. The upper bound on the number of possible realizations of a permutation in the omeg ÀI Â omeg network for x ! V when the fourth rule is considered is modified as
Proof. To reflect the fourth rule, the factors (2) and (3) in Theorem 3.4 need to be modified. a) Factor (2): For the precoordination of the loops according to the fourth rule, we assume that the loops are 2-I/O pair loops, each of which can be precoordinated, and after that, we can combine two 2-I/O pair loops making a 4-I/O pair loop to match to an 8-element cycle. Under the above assumptions, factor (2) can be obtained in a similar manner as in the Benes network. Regarding the denominator, we divide the number of selections of 2-I/O pair loops by P3 logPxÀR to eliminate duplicate cases. b) Factor (3): Precoordinating 4-I/O pair loops requires only log P x À R steps of decomposition, not log P x À Q steps as in the Benes network. A factor P3 log P xÀR indicates that a 4-I/O pair loop can be made by combining two 2-I/O pair loops in two different ways. Note that although the factor P3 log P xÀR in (b) as well as in (c) is included twice independently, they are cancelled out automatically when calculating the overall equation. The other factors are the same as in Theorem 3.4. t u Theorem 3.6. The lower bound on the number of possible realizations of a given permutation in the omeg ÀI Â omeg network for x ! IT is given as follows:
The minimum degree of freedom is obtained when both of the following conditions are met. First, in ªUº and ªLº assignments, there are just two possibilities. Second, none of the 16-element cycles are split into 8-element cycles. The other parts of the proof are similar to those above. t u
In particular, when x V, an 8-element cycle can be divided into two 4-element cycles in the omeg ÀI Â omeg network. In this case, the upper and lower bounds differ from the cases for x ! IT. Instead, they are similar to those for the Benes network.
TOLERANCE OF CONTROL FAULTS AT CENTER STAGES
In this and the following sections, we discuss how the enumerated alternate realizations of a permutation can be used for fault tolerance. We examine the tolerance of control faults that occur at the center and other stages. We first define some fault models. In [11] , some fault detection and fault location techniques for the Benes network are presented, and in [16] , a general fault model as well as single and multiple fault detection schemes are proposed. In general, faults can occur in SEs or links, and there are two types of faults in SEs; a control fault and an SE fault. With the control fault, an SE is stuck at straight (s-a-s) or at cross (s-a-c) regardless of its control signal, while with the SE fault, an SE cannot be operated.
In this paper, we focus on the tolerance of control faults because we are mostly interested in the permutation realizability of rearrangeable networks. In a rearrangeable network, if any of the SEs does not function, the permutation realizability of the network can be broken. In a P Â P SE, there are 16 different states as modeled in [16] . However, among these 16 possible states, we only need to consider two states for a control fault, i.e., s-a-s and s-a-c since the other states are invalid for the proper operation of the network. Throughout the following part of this paper, we use the same example as in [1] for the IT Â IT omeg ÀI Â omeg network to illustrate the permutation realizability and faulttolerant properties of the inside-out algorithm. In the example, the network is routed for a given permutation .
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The network, which is completely routed, is shown in Fig. 11 in [1] . The complete 8-I/O pair loops, which match 16-element cycles at the center stages, are shown in Chart 2 in [1] using the directed arrows. Definition 4.1. A finite state represents the state of a network and a finite state p represents the state of each SE of the network. In particular, the SEs in the network are represented as 4-tuples p iY jY q H Y q, where I i Plog P x, H j x P À I, and iY j denote the jth SE at the ith stage. Also, q H is the desired state of an SE that can be either 0 (straight) or 1 (cross), and q is a state after a fault, which can be 0 or 1 or inoperative state 0. A fault is said to occur if q H T q under a certain control signal.
Thus,
where q H P fHY Ig, q P fHY IY 0g. Depending on the type of faults, the state q may transit to either 0 or 1 when control faults occur and may transit to an inoperative state 0 when an SE fault occurs.
In [18] , fault tolerance at the center stage of the Benes network was considered using the alternate realizations in the looping algorithm. Since the direction of routing in the looping algorithm is inward, and the center stage in a (Plog P x À I)-stage network cannot be treated by itself, the faulty SE must be projected to the first nesting level, i.e., input and output terminal ports. However, as the direction of the inside-out algorithm is outward, we can separate the center and remaining stages, and thus route them independently. This property enables us to separate the fault tolerance at center stages from a network. To examine that, we first need to investigate the connection properties of the center stages with various types of center-stage links. Among them, two fundamental types of center-stage link patterns are considered: straight and butterfly. These are shown in Fig. 5 ; other types are variations of these two types. Let us consider some pairs in an arbitrary permutation where y i %x i for H i x À I, and assume that there is no specified order among x i s and y i s.
Assume also that location addresses at the center stages are given as in Fig. 5 . The addresses i , j , k , and l correspond to the input side and the addresses with prime ( H ) correspond to the output side. As a result of assignments, each address is assumed to have a proper value for conflictfree routing. We only examine the fault tolerance property in a butterfly; the straight connection follows directly.
Faults at Center Stages with Butterfly Connections
Consider a Plog P x-stage network where there are 
As an example, these eight types of interchanges are shown in Fig. 6 , where Fig. 6o is the original assignment. Three different possible initial assignments may also be considered according to the characteristics of a given permutation:
We denote each category as g H , g I , g P , and g Q , respectively. We did not specify any order in the numbers, and the above four initial assignments have been made by considering only the H Y I f gY f g decomposition. Similarly, the initial assignments for H Y I f v gY f v g are also possible. Fig. 6 demonstrates that any single control fault (either s-a-s or s-a-c) at center stages can be tolerated by applying different interchanges. For rerouting the entire network after a center-stage fault, we use the principle of interchangeable groups shown in [1] , i.e., before finalizing assignments, some initial assignments need to be interchanged with each other so that the center-stage butterflies can be routed. In this principle, simultaneous interchanges of the proper values in all x R butterflies at the center stages of a Plog P x-stage network, without mixing input and output, do not affect the routing property of the network. This principle consequently allows the omeg ÀI Â omeg network to tolerate any single center-stage control fault among
However, in general, when multiple faults occur in a butterfly, they cannot be tolerated, while in some cases multiple faults can also be tolerated. In a Plog P x-stage network where the center stages are connected by butterflies, SE setting patterns at the center stages are the combination of those among four categories g H , g I , g P , and g Q . It must be noted that the way in which categories g H , g I , g P , and g Q are employed for a combination is entirely up to the permutation itself. In an extreme case, if the patterns are composed of those from only one category, multiple faults cannot be tolerated. If the patterns are a combination from every category, then any type of double SE control faults located in the same butterfly can be tolerated.
TOLERANCE OF CONTROL FAULTS AT OTHER STAGES
Next, we show how the algorithm can provide fault tolerance for the control faults at any stage other than the center stages. Since we are discussing the fault tolerance in inherently symmetric networks (both the center stages and two half-networks are symmetric at the same time), we can confine our discussion to the left-half network. Intuitively, due to the outward routing direction of the algorithm, the problem is related to connectivity or reachability from center-stage addresses to arbitrary SEs at an arbitrary stage. These connectivity properties can be represented by one of the representation schemes, e.g., the topology describing rule given in [2] . For convenience in this section, we consider the omeg ÀI Â omeg network again. However, similar fault-tolerance schemes can also be applied to any other networks in the class.
Single Fault at Intermediate Stages
We first demonstrate that a single control fault p iY jY q H Y q at an intermediate stage, where P i log P x À I and H j x P À I, can be tolerated by using an example rather than relying on a formal proof.
In Fig. 7 , the tolerance of a single fault p PY TY HY I in the IT Â IT omeg ÀI Â omeg network is demonstrated. This example also shows a simple rerouting scheme when a faulty SE is found at an intermediate stage. Comparing Fig. 7 to the originally routed network in Fig. 11 in [1] , we can see that in the left-half network, settings of the SEs (010), (011), (110), (111) at the third stage and the SEs (100), (101), (110), (111) at the second stage, which are connected to the centerstage SEs with position indicator ªL,º are complemented simultaneously. The same is also true for the right half network.
Single Fault at the First Stage
Let us consider p IY jY q H Y q, i.e., a fault that occurred at the first stage of the omeg ÀI Â omeg network as shown in Fig. 8 . Since the algorithm first decomposes a given permutation into two subpermutations,
g according to center-stage patterns, it is obvious that a single control fault can be tolerated through the interchange of subpermutations between H and I , i.e., by interchanging the first-level decompositions.
When the first-level decompositions are interchanged, the entire SE setting pattern at the first nesting level is complemented, compared to the original settings. Fig. 8 shows an example of p IY SY HY I. The example demonstrates that the subpermutation H is assigned from the initial address (0010) at the input side and that I is assigned from (0000) at the input side as the result of an interchange between them.
CONCLUSION
Permutation realizability of the inside-out routing algorithm in a class of Plog P x-or (Plog P x À I)-stage rearrangeable networks has been discussed in this paper. So far, only a class of Benes equivalent networks on this subject have been successfully investigated in the literature. As shown in this paper, the results from the application of the inside-out algorithm are very productive. Besides the generality, upper and lower bounds on the number of permutation realizations obtained by applying the algorithm show that a comparable degree of freedom can be obtained as in the case of the looping algorithm. In addition, since routing proceeds outward, it is now possible to separate the center stages and the remaining half networks so that fault tolerance of the two parts may be dealt with independently. The results show that a single control fault can be tolerated by changing the initial position in the cycle, by changing the rotating direction in the assignment, or by interchanging the first-level two-way decompositions. Although the fault tolerance was discussed mainly with the omeg ÀI Â omeg network, the same scheme may also be applied to other networks, including the Benes equivalent networks. 
